Copper sputtering method for fabrication of high performance logic LSI was studied. Extension of target to substrate distance is effective to improve step coverage of sputtered film combined with reduced operation pressure.
Introduction
Recently, performance of large scale integration-circuit (LSI) for logic circuit is dominated by the RC delay of aluminum(Al)-alloy interconnect, and it is considered that the copper (Cu) interconnect is one of the most promising candidates to reduce the RC delay constant. [1] [2] [3] Compared to the Al-alloy, which is easy to perform dry etching process, it is very difficult to manage the Cu dry etching. To realize the Cu interconnect, damascene process with chemical mechanical polishing (CMP) of Cu is widely studied. In this damascene process, concave patterns such as trenches and holes for single damascene process and holes at the bottom of trenches for dual damascene process are opened in dielectrics, and barrier metal and Cu are filled in concave patterns. So the key of the damascene process is Cu inlaying capability into sub-micron trenches and via-holes. Even in case of single damascene process of wiring, hole-filling capability is required, because the shortest trench for wiring pattern is the hole pattern for the purpose of via between upper interconnection layer and lower interconnection layer.
We proposed the newly developed long throw sputtering method combined with re-flow annealing to fill the hollow patterns. 4) Operation pressure of sputtering is reduced so as to disregard the scattering with argon (Ar) atoms, resulting in improved step coverage.
The purposes of this study are the evaluation of performance of low pressure long throw sputtering method and the realization of the logic LSI with multi-level Cu interconnects as well as the verification of the high performance of Cu interconnect system.
Experimental
Schematic diagram of the sputtering equipment used in this study is shown in Fig. 1 . Cu and refractory metals such as tantalum (Ta), titanium (Ti) and tungsten (W) were deposited by changing both the target to substrate distance (T /S) and the operation pressure. This sputtering system has the wafer temperature control function which is consist of cooling water jacket, heater and electro static chuck.
Step coverage of sputtered films was investigated by observation of various trenches and vias using scanning electron microscope (SEM). 430
• C 5 minute annealing in hydrogen (H 2 ) ambient was performed to make Cu fluid and to improve the step coverage. Cross sectional SEM observation was conducted for the samples treated with above mentioned re-flow process. After re-flow and CMP process, transmission electron microscope (TEM) observation of 0.5 µm-width and 1.0 µm-width lines is done to evaluate Cu grain growth.
To realize the multi-level interconnects, it seems important to remove the Cu oxide at the bottom of via where upper level metal layer and lower level metal layer are connected. Intentionally oxidized Cu film in oxygen plasma is annealed in hydrogen ambient, and sheet resistance of the film is measured by 4 point probing method.
Using processes mentioned above, 0.2 µm bipolar and complementary metal-oxide-semiconductor (BiCMOS) LSI with 4 metal level Cu interconnects is fabricated. 5) In this case, single damascene process is applied for metal 2, 3, 4 and 5, and via of every layer is filled with chemical vapor deposition (CVD) method of blanket-W film. For metal 6 and 7, conventional Al-alloy interconnect is used. Prier to the Cu deposition, titanium-nitride (TiN) is deposited by reactive sputtering method as the barrier metal to prevent Cu diffu- sion. After CMP, Cu interconnect is covered with siliconnitride (SiN) for the purpose of prevention of Cu diffusion at the top surface of the interconnect. Electrical characteristics such as wiring resistance, and via chain resistance are measured. Moreover, wiring delay time of Cu and Al-alloy interconnects are compared by using ring oscillator, and electro migration (EM) characteristics are evaluated.
Results and Discussion

Characteristics of low pressure long throw sputtering method
Cross sectional SEM photographs of various trench patterns are shown in Fig. 2. Step coverage of Cu film is not uniform, and it seems that the trench filling capability is dominated by the Cu film thickness at the bottom of the trenches. So we focus upon the ratio of minimum thickness at the bottom of concave pattern to the thickness at plane surface, and we define the ratio as minimum bottom coverage, which is described in Fig. 3 . As shown in superior to that for (a) T /S: 170 mm. Minimum bottom coverage for trench and hole patterns with the aspect ratio of 1.6 is indicated in Fig. 4 as a function of T /S. As shown in the figure clearly, T /S extension improves the minimum bottom coverage. This phenomenon is explained that the divergence of sputtered atoms is decreased with T /S. In addition, it is proved that bottom coverage of trenches is better than that of holes, because the opening area of trench pattern is larger than that of hole pattern. It is also proved that the bottom coverage improvement effect of trench pattern reaches the ceiling when the T /S is over 300 mm. It is considered that the decrease in divergence of sputtered atoms is balanced with the increase in scattering as the T /S is extended to around the mean free path. Figure 5 shows the bottom coverage dependence upon operation pressure of Cu sputtering. Reduction of operation pressure improves the step coverage. As the operation pressure becomes lower, mean free path of sputtered atoms becomes longer, resulting in the reduction of scattering. 4, 6) Effect of the atomic mass upon step coverage under the higher operation pressure is also investigated and shown in Fig. 6 . This Cu bottom coverage as a function of deposition thickness is shown in Fig. 7 . In this experiment, we use two types of trench patterns. As the deposition thickness increases, bottom coverage degradation becomes significant in case of samples with relatively smaller opening area with 0.4 µm in width, 0.6 µm in length and 0.6 µm in depth. Alternately, there is not big difference of bottom coverage in case of samples with relatively larger opening area with 0.4 µm in width, 4.0 µm in length and 0.7 µm in depth. This phenomenon is supposed that overhang of the sputtered film at the pattern edge nar- rows the opening area and restrict the incidence of sputtered species especially in case of relatively smaller opening area. Relation between bottom coverage and opening area is also investigated. Figure 8 shows the bottom coverage dependence of Cu film upon the length of trench pattern for three kind of trench pattern width. Degradation of bottom coverage occurs drastically when the trench length becomes less than 1 µm especially in case of narrower patterns. Deposition temperature of Cu affects the step coverage and grain structure. Figure 9 compares the cross sectional SEM observation results of Cu films sputtered with different temperature profile. When wafer is cooled down during Cu deposition, sharpened shape of step coverage is obtained. In addition, Cu film is porous at the sidewall of trench pattern. These results reveal that the lower wafer temperature restricts the migration of Cu atoms resulting in poor step coverage and poor crystallization. 
Evaluation of Cu re-flow process
H 2 annealing is performed intending the improvement of step coverage and surface smoothness. Cross sectional SEM photographs are shown in Fig. 10 . Though trench pattern is filled with Cu, dimple above trench is conspicuous. Alternately, dimple is not so heavy in case of hole pattern. On the supposition that the volume of fluid Cu is independent of the pattern and is smaller than the volume of initial dimple above trench, depth of the dimple above trench after annealing is deeper than that above hole because the volume of initial dimple above trench is bigger. Moreover, radius of curvature of Cu surface, which affects the volume of fluid Cu, is smaller in case of hole pattern, resulting in the faster re-flow rate. From these results, we conclude that the Cu re-flow phenomenon strongly depends upon the initial step coverage, the volume of dimple and radius of curvature.
Cu grain structure after H 2 annealing is observed by using TEM. Figure 11 compares the TEM photographs of Cu interconnects with the width of 0.5 µm and 1.0 µm, respectively. Bamboo structure is formed in both cases, promising the excellent EM life time. 3.3 Via cleaning process using H 2 annealing For fabrication of multi-level interconnect structure, via hole resistance must be keep lower by reduction of metal oxide at the via bottom. In case of Al-alloy, sputter etching is applied prior to barrier metal deposition. But in case of Cu interconnect, exceed sputter etching makes Cu atoms adhere at the side wall of via hole and these atoms will be cause of contamination. So, reduction of Cu oxide using H 2 gas is evaluated in this study. Figures 12 and 13 show the sheet resistance dependence of Cu oxide film upon the temperature of 5 minutes H 2 post annealing and dependence upon the time of annealing as a function of H 2 pressure, respectively. These data clearly reveal that reduction rate of Cu oxide is affected by temperature, time and H 2 pressure, and that one of the right condition is 350
• C annealing under 2.7 kPa for 5 min. Figure 14 shows cross sectional SEM photograph of fabricated BiCMOS LSI. Above mentioned Cu metallization process is applied successfully. Figure 15 summarize the distribution of wiring resistance. Tight distribution of wiring resistance is also obtained.
Fabrication of 0.2 µm BiCMOS LSI with 4 level Cu interconnects
We measured wiring delay of Cu and Al-alloy interconnect sistems by using ring oscillator of emitter coupled logic (ECL). As shown in Fig. 16 , Cu interconnect reduces wiring delay about 30% in this structure comparing to Al-alloy interconnect. EM resistance is also evaluated. Figure 17 compares the cumulative failure of interconnect between Cu wire in damascene process and Al-alloy wire in dry etching process. The test pattern is 2 µm in width and 2 mm in length. As shown in Fig. 17 , EM resistance of Cu wire is 10 times higher than that of Al-alloy wire.
From these results, we conclude that the Cu metallization process developed in this study matches the fabrication of LSI with sub-micron single damascene Cu interconnect structure.
Possibility of extension to sub half micron era
In sub-half micron era, it is very difficult to fill the dual damascene pattern by the low pressure long throw sputtering method combined with post annealing. So, electro-plating process must be added to sputtering method. case, low pressure long throw sputtering method is effective. Figures 18 and 19 show the minimum bottom coverage of Cu and Ta, respectively. As shown in Fig. 20 , good step coverage and smooth surface of Cu film are obtained inside the subhalf micron via hole with high aspect ratio. Figure 21 shows the cross sectional TEM photograph of sub-half micron dual damascene Cu interconnect structure. These data indicate that the extension possibility of low pressure long throw sputtering method.
Conclusion
Low pressure long throw sputtering method is evaluated for the purpose of sub-micron LSI application. We indicate the strong dependence of step coverage upon deposition conditions such as T /S, operation pressure and deposition temperature as well as the feature size of patterns. It is shown that H 2 annealing is effective in re-flowing of Cu films and reducing Cu oxide. 0.2 µm BiCMOS LSI with Cu interconnect is demonstrated by using low pressure long throw sputtering method and 30% reduction of wiring delay is achieved by changing the material from Al-alloy to Cu. It is also demonstrated that combination with the electro-plating process extends the life of low pressure long throw sputtering method.
